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(57) ABSTRACT 
Electronic packages having compliant off-chip interconnects 
and methods of fabricating compliant off-chip interconnects 
are disclosed. A representative electronic package includes a 
substrate and a free-standing compliant off-chip intercon-
nect. The free-standing compliant off-chip interconnect 
includes a first free-standing arcuate structure that is sub-
stantially parallel to the substrate. In addition, the method of 
fabricating free-standing arcuate structure compliant off-
chip interconnects includes: depositing an arcuate structure 
compliant off-chip interconnect material; and forming the 
free-standing arcuate structure compliant off-chip intercon-
nect. 
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COMPLIANT OFF-CHIP INTERCONNECTS 
CROSS-REFERENCE TO RELATED 
APPLICATION 
2 
interconnects. A representative electronic package includes 
a substrate and a free-standing compliant off-chip intercon-
nect. The freestanding compliant off-chip interconnect 
includes a first free-standing arcuate structure that is sub-
This application claims priority to U.S. provisional appli-
cation entitled, "Lithography based compliant coil off-chip 
interconnect in electronic packaging," having Ser. No. 
60/271,662, filed 02/28/2001, which is entirely incorporated 
herein by reference. 
s stantially parallel to the substrate. 
The present invention also provides methods for fabricat-
ing free-standing arcuate structure compliant off-chip inter-
connects. A representative method in accordance with the 
present invention includes the following steps: depositing an 
STATEMENT REGARDING FEDERALLY 
SPONSORED RESEARCH OR DEVELOPMENT 
10 arcuate structure compliant off-chip interconnect material; 
and forming the free-standing arcuate structure compliant 
off-chip interconnect. The U.S. government has a paid-up license in this inven-
tion and the right in limited circumstances to require the 
patent owner to license others on reasonable terms as 
provided for by the terms of MDA972-99-l-0002 awarded 15 
by the DARPA of the U.S. government. 
TECHNICAL FIELD 
Other systems, methods, features, and advantages of the 
present invention will be or become apparent to one with 
skill in the art upon examination of the following drawings 
and detailed description. It is intended that all such addi-
tional systems, methods, features, and advantages be 
included within this description, be within the scope of the 
present invention, and be protected by the accompanying The present invention is generally related to off-chip 




BRIEF DESCRIPTION OF THE DRAWINGS 
Many aspects of the invention can be better understood 
with reference to the following drawings. The components 
25 in the drawings are not necessarily to scale, emphasis instead 
being placed upon clearly illustrating the principles of the 
present invention. Moreover, in the drawings, like reference 
numerals designate corresponding parts throughout the sev-
The miniaturization of devices, high input/output (110) 
density, fast clock speed, good functionality and system 
integrity, low cost, and good reliability have driven advance-
ments in the electronic industry. The rapid advances in 
integrated circuit (IC) design and fabrication continue to 
challenge and push electronic packaging technology, in 
terms of size, performance, cost, and reliability. The mini- 30 
mum feature size in IC components will reach the scale of 
about 40 nanometers by 2001 according to International 
Technology Roadmap for Semiconductors (ITRS) 200 
Update; requiring chip-to-substrate interconnect pitch in the 
range of few microns. There are no cost-effective and 35 
manufacturable chip-to-substrate interconnections that have 
such a fine pitch, and also able to accommodate the coeffi-
cient of thermal expansion (CTE) mismatch among different 
components without sacrificing reliability and performance. 
This has become a problem that will continue to limit the 
advances in the electronic industry. 
eral views. 
FIG. lA illustrates a perspective view of a single arcuate 
structure compliant off-chip interconnect. 
FIG. lB illustrates a side (xy axis) view of the off-chip 
interconnect shown in FIG. lA 
FIG. lC illustrates a side (zy axis) view of the off-chip 
interconnect shown in FIG. lA 
FIG. lD illustrates a top view of the off-chip interconnect 
shown in FIG. lA 
FIGS. 2-2G are schematics of a representative process for 
40 fabricating the single arcuate structure compliant off-chip 
interconnect shown in FIGS. lA-lD. 
Flip chips with solder bumps are being increasingly used 
in the electronic packaging industry, such packaging facili-
tates smaller chip size, higher 1/0 count, and shorter con-
nection paths. Because of the larger CTE difference between 45 
the chip and substrate, underfill material is often added to 
reduce the significant shear strains in the solder bumps. 
Although underfill can greatly improve the flip chip inter-
connect reliability, there are still some challenges, such as 
the cost associated with dispensing the underfill as well as so 
the time to cure the underfill. It should be noted that as the 
pitch size between solder bumps is reduced in the next-
generation packaging, the height of solder bumps, and thus 
the gap also is reduced. Thus, the difficulty of underfill 
dispensing increases. Also, with reduced pitch, the reliability ss 
of the solder bumps is compromised. 
FIG. 3Aillustrates a perspective view of an asymmetrical 
double arcuate structure compliant off-chip interconnect. 
FIG. 3B illustrates a side (xy axis) view of the asym-
metrical double arcuate structure compliant off-chip inter-
connect shown in FIG. 3A 
FIG. 3C illustrates a side (zy axis) view of the asym-
metrical double arcuate structure compliant off-chip inter-
connect shown in FIG. 3A 
FIG. 3D illustrates a top view of the asymmetrical double 
arcuate structure compliant off-chip interconnect shown in 
FIG. 3A 
FIGS. 4A-4J are schematics of a representative process 
for fabricating the asymmetrical double arcuate structure 
compliant off-chip interconnect shown in FIGS. 3A-3D. 
FIG. SA illustrates a perspective view of a symmetrical 
double arcuate structure compliant off-chip interconnect. 
Accommodation of CTE mismatch without underfill, fine 
pitch, high reliability, ease of fabrication, and low-cost are 
some of the challenges for next-generation interconnects 
from a thermo-mechanical perspective. 
Thus, a heretofore unaddressed need exists in the industry 
to address the aforementioned deficiencies and/or inadequa-
FIG. SB illustrates a side (xy axis) view of the symmetri-
60 cal double arcuate structure compliant off-chip interconnect, 
shown in FIG. SA 
c1es. 
SUMMARY OF THE INVENTION 
Briefly described, the present invention provides for elec-
tronic packages having new types of compliant off-chip 
FIG. SC illustrates a side (zy axis) view of the symmetri-
cal double arcuate structure compliant off-chip interconnect 
shown in FIG. SA 
65 FIG. SD illustrates a top view of the symmetrical double 
arcuate structure compliant off-chip interconnect shown in 
FIG. SA 
US 6,784,378 B2 
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FIG. 6A illustrates a perspective view of a double arcuate 
structure compliant off-chip interconnect. 
FIG. 6B illustrates a side (xy axis) view of the double 
arcuate structure compliant off-chip interconnect shown in 
FIG. 6A 
FIG. 6C illustrates a side (zy axis) view of the double 
arcuate structure compliant off-chip interconnect shown in 
FIG. 6A 
5 
FIG. 6D illustrates a top view of the double arcuate 
10 
structure compliant off-chip interconnect shown in FIG. 6A 
FIGS. 7A-7J are schematics of a representative process 
for fabricating the double arcuate structure compliant off-
chip interconnect shown in FIGS. 6A-6D. 
4 
nect structures. Further, the fabrication of the free-standing 
arcuate structure compliant off-chip interconnects can be 
integrated into wafer-level processing as a batch process, 
and therefore, the cost of the fabrication can be reduced. 
Now having described the free-standing arcuate structure 
compliant off-chip interconnects in general, examples 1-5 
describe some embodiments of the free-standing arcuate 
structure compliant off-chip interconnect. While embodi-
ments of the free-standing arcuate structure compliant off-
chip interconnect are described in connection with examples 
1-5 and the corresponding text, there is no intent to limit 
embodiments of the free-standing arcuate structure compli-
ant off-chip interconnect to these descriptions. On the 
contrary, the intent is to cover all alternatives, modifications, 
FIG. SA illustrates a perspective view of another double 
arcuate structure compliant off-chip interconnect with 
rounded corners (called "~-fly). 
15 and equivalents included within the spirit and scope of the 
present invention. 
In addition, the following presentations and/or papers 
further describe embodiments of the present invention: FIG. SB illustrates a side (xy axis) view of the double 
arcuate structure compliant off-chip interconnect shown in 
FIG. SA 
FIG. SC illustrates a side (zy axis) view of the double 
arcuate structure compliant off-chip interconnect shown in 
FIG. SA 
FIG. SD illustrates a top view of the double arcuate 
structure compliant off-chip interconnect shown in FIG. SA 
FIGS. 9A-9J are schematics of a representative process 
for fabricating the double arcuate structure compliant off-
chip interconnect shown in FIGS. SA-SD. 
"Mechanical and Preliminary Electrical Design of a Novel 
2° Compliant One-Turn Helix (OTH) Interconnect" presented 
at InterPACK'Ol The PACIFIC RIM/International, 
Intersociety, Electronic Packaging Technical/Business Con-
ference and Exhibition, Jul. 8-13, 2001 in Kauai, Hi.; 
"Alternative Compliant Interconnects-Thermo-mechanical 
25 Reliability, Design and Testing" presented at the 2001 
ASME International Mechanical Engineering Congress and 
Exposition, Nov. 11-16, 2001 in New York, N.Y.; "Thermo-
mechanical Design and Analysis of a Novel Compliant 
Interconnect-One-Turn Helix" submitted to !THERM 2002. 
DETAILED DESCRIPTION 
In general, the free-standing arcuate structure compliant 
off-chip interconnects of the present invention include one 
30 Each of these presentations and/or papers is entirely incor-
porated herein by reference. 
or more arcuate structures. The arcuate structures are con-
nected to a substrate and are substantially parallel to the 35 
substrate (e.g., fabrication and/or assembly substrate). 
Typically, the arcuate structures have a thickness of about 3 
to about 30 micrometers, a width of about 5 to about 50 
micrometers, and a mean radius of about 5 to about 100 
micrometers. When the compliant free-standing off-chip 40 
interconnect includes two or more arcuate structures, the 
arcuate structures are substantially parallel to one another. 
The arcuate structures can be connected to one another using 
posts and/or bridge structures. The arcuate structures, ports, 
and bridge structures can have various shapes such as 45 
rectangular, square, or circular, for example. 
The free-standing arcuate structure compliant off-chip 
interconnects of the present invention potentially exhibit 
multi-directional compliance to accommodate probing and/ 
or assembly forces as well as the mismatch of materials 50 
having different coefficients of thermal expansion. The 
design shape and dimensions of the free-standing arcuate 
structure compliant off-chip interconnects have been opti-
mized based upon electrical inductance (e.g., self-
inductance ), mechanical compliance (e.g., compliance in the 55 
x-y-z directions), and thermo-mechanical properties ( e. g., 
accommodate coefficient of thermal expansion mismatches 
between different materials). 
Electronic packages (e.g.,semiconductor based packages) 
including free-standing arcuate structure compliant off-chip 60 
interconnects do not need an underfill and/or flexible inter-
poser to achieve compliance. In addition, the multi-
directional compliance of the free-standing arcuate structure 
compliant off-chip interconnects can accommodate more 
differential displacement due to the coefficient of thermal 65 
expansion mismatch of different materials during thermal 
cycling in electronic packaging than conventional intercon-
EXAMPLE 1 
FIGS. lA-lD illustrate a perspective view, a first side 
view (xy axis), a second side view (zy axis), and a top view, 
respectively, of a single arcuate structure compliant off-chip 
interconnect 10. FIGS. lA and lD depict the single arcuate 
structure compliant off-chip interconnect 10 connected (e.g., 
secured to, mounted to, affixed to, etc.) to an assembly 
substrate lS (e.g., ceramic, glass, quartz material, printer 
circuit board, etc.), while FIGS. lB and lC depict the single 
arcuate structure compliant off-chip interconnect 10 con-
nected to a fabrication substrate 15 (e.g., semiconductors, 
such as germanium, selenium, silicon, silicon carbide, 
ceramic, glass, quartz, etc.) and the assembly substrate lS. 
The fabrication substrate 15 has been omitted from FIGS. 
lA and lD for clarity and, as will become apparent below, 
the single arcuate structure compliant off-chip interconnect 
10 is fabricated upon the fabrication substrate 15 and 
subsequently connected to the assembly substrate lS. 
The single arcuate structure compliant off-chip intercon-
nect 10 includes a first arcuate (e.g., semi-circular, curved, 
or semi-helical) structure 25 and a pillar 20. The first arcuate 
structure 25 is substantially parallel to the fabrication sub-
strate 15 and/or the assembly substrate lS, while the assem-
bly post 45 and pillar 20 are substantially perpendicular to 
the fabrication substrate 15 and/or the assembly substrate 
lS. The assembly post 45 can be connected with a first 
portion (e.g., bottom, side, and top) of the first arcuate 
structure 25. In addition, the assembly post 45 can be 
connected to the assembly substrate lS through pillar 20. In 
other embodiments, the assembly post 45 and first arcuate 
structure 25 can be connected with a bridge structure (shown 
in FIGS. 6A-6D and SA-SD). 
In addition, the first arcuate structure compliant off-chip 
interconnect 10 can include a fabrication post 30. The 
US 6,784,378 B2 
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fabrication post 30 is substantially perpendicular to the 
fabrication substrate 15 and/or the assembly substrate 18. 
The fabrication post 30 can be connected with a second 
portion (e.g., bottom, side, and top) of the first arcuate 
structure 25. In addition, the fabrication post 30 can be 5 
connected with the fabrication substrate 15. Typically, the 
assembly post 45 and the fabrication post 30 are intercon-
nected with the first arcuate structure 25 at opposite ends of 
the first arcuate structure 25. 
6 
chip interconnect 10 onto portion lOA and the sacrificial 
layer 55 through a portion of a photoresist layer 60. Portion 
lOB includes the first arcuate structure 25. 
FIG. 2D is a schematic that illustrates the formation of a 
second sacrificial layer 65 over the first sacrificial layer 55 
and portion lOB of the single arcuate structure compliant 
off-hip interconnect 10 after the photoresist layer 60 has 
been removed. 
FIG. 2E is a schematic that illustrates the formation of The first arcuate structure 25 can be fabricated from 
metals, such as copper (Cu) composites, metal composites, 
etc. The first arcuate structure 25 can have a thickness of 
about 3 to about 30 micrometers, a width of about 5 to about 
50 micrometers, and a mean radius of about 5 to about 100 
micrometers. Preferably, the first arcuate structure 25 has a 
thickness of about 10 micrometers, a width of about 20 
micrometers, and a mean radius of about 40 micrometers. 
The mean radius of the first arcuate structure is defined as 
the distance from the geometric center of the arcuate to the 
center-line of the arcuate structure 25. The fabrication post 
30 and the assembly post 45 can have a height of about 5 to 
about 50 micrometers. Preferably, the fabrication post 30 
and assembly post 45 should have a height of about 20 
micrometers. 
10 portion lOC of the single arcuate structure compliant off-
chip interconnect 10 onto portion lOB after developing (e.g., 
wet etching) a portion of the second sacrificial layer 65. 
Portion lOC includes the assembly post 45. 
FIG. 2F is a schematic that illustrates the removal of the 
15 first and second sacrificial layers 55 and the 65 and seed 
layer 50, thereby exposing portions 10-lOC (not shown as 
separate portions) which form the single arcuate structure 
compliant off-chip interconnect 10. FIG. 2G is a schematic 
that illustrates the connection of the single arcuate structure 
20 compliant off-chip interconnect 10 to the pillar 20 on the 
assembly substrate 18. Subsequently, the single arcuate 
structure compliant off-chip interconnect 10 can be discon-
nected from the fabrication substrate 15. 
The assembly post 45 is attached to a bondpad 35 on the 
assembly substrate 18 using, for example, solder past 40. 25 
The solder paste structure 40 can be high modulus solders 
such as gold/tin or silver/tin, for example. 
Generally, the first arcuate structure 25, the fabrication 
post 30 and the assembly post 45 are fabricated from the 
30 
same arcuate structure material. However, the first arcuate 
structure 25, the fabrication post 30, and the assembly post 
45 can be fabricated of one or more materials. 
EXAMPLE 2 
FIGS. 3A-3D illustrate a perspective, a first side (xy 
axis), a second side view (zy axis), and a top view, 
respectively, of an asymmetrical double arcuate structure 
compliant off-chip interconnect 100. FIGS. 3A and 3D 
depict the asymmetrical double arcuate structure compliant 
off-chip interconnect 100 connected to the assembly sub-
strate 18, while FIGS. 3B and 3C depict the asymmetrical 
double arcuate structure compliant off-chip interconnect 100 
35 
connected with the fabrication substrate 15. The fabrication 
substrate 15 has been omitted from FIGS. 3A and 3D for 
The single arcuate structure compliant off-chip intercon-
nect 10 can be fabricated using conventional photolithog-
raphy based integrated circuit fabrication techniques. In 
general, after depositing, masking, and etching each metal 
layer, the single arcuate structure compliant off-chip inter-
connect 10 is fabricated through photosensitive sacrificial 
layers (e.g., polymer, epoxy, etc.). Subsequently, the sacri-
40 
ficial layers can be etched away to form the free-standing 
single arcuate structure compliant off-chip interconnect 10. 
Now referring to a representative fabrication process, 
FIGS. 2A-2G are schematics of a representative process for 
fabricating the single arcuate structure compliant offship 45 
interconnect 10 shown in FIGS. lA-lD. For clarity, some 
portions of the fabrication process are not included in FIGS. 
2A-2G. For example, seed layers may be used to form 
portion lOB and lOC in FIGS. 2C and 2E below, but for 
clarity the seed layers are not represented in these figures. 50 
clarity and, as will become apparent below, asymmetrical 
double arcuate structure compliant off-chip interconnect 100 
is fabricated upon the fabrication substrate 15 and subse-
quently connected to the assembly substrate 18. 
The asymmetrical double arcuate structure compliant 
off-chip interconnect 100 includes the first arcuate (e.g. 
semi-circular, curved, or semi-helical) structure 25, dis-
cussed in relation to FIGS. lA-lD and 2-2F, and a second 
arcuate structure 105. The first arcuate structure 25 and the 
second arcuate structure 105 are substantially parallel to the 
fabrication substrate 15 and/or the assembly substrate 18, 
while also being substantially parallel to one another. 
In addition, the asymmetrical double arcuate structure 
compliant off-chip interconnect 100 can include the fabri-
cation post 30, a middle post 110, and the assembly post 45. 
The middle post 110 can be connected with the second 
portion of the first arcuate structure 25 and a first portion of 
the second arcuate structure 105. The fabrication post 30 is 
connected to a second portion of the second arcuate structure 
105 and a portion of the fabrication substrate 15. Typically, 
the fabrication post 30 and the middle post 110 are con-
nected with the second arcuate structure 105 at opposite 
ends of the second arcuate structure 105. The assembly post 
FIG. 2A is a schematic illustrating the fabrication sub-
strate 15 having a seed layer 50 deposited thereon. In 
addition, the seed layer 50 has a sacrificial layer 55 disposed 
thereon. The seed layer 50 can be any material (e.g., metal, 
composite, etc.) that facilitates the deposition of the single 55 
arcuate structure compliant off-chip interconnect 10 upon 
the fabrication substrate 15. The sacrificial layer 55 can be 
any material (e.g. polymer, epoxy, etc.) that facilitates the 
formation of the single arcuate structure compliant off-chip 
interconnect 10. 60 45 is connected to the first arcuate structure 100 and the 
pillar 20. Details regarding the first arcuate structure 25, the 
pillar 20, the fabrication post 30, and the assembly post 45 
have been described above with reference to FIGS. lA-lD. 
FIG. 2B is a schematic that illustrates the formation of 
portion lOA of the single arcuate structure compliant off-
chip interconnect 10 after a portion of the seed layer 50 and 
the sacrificial layer 55 have been etched. Portion lOA 
includes fabrication post 30. 
FIG. 2C is a schematic that illustrates the formation of 
portion lOB of the single arcuate structure compliant off-
Like the first arcuate structure 25, the second arcuate 
65 structure 105 can be fabricated from metals such as copper 
composites, metal composites, etc. The second arcuate 
structure 105 can have a thickness of about 3 to about 30 
US 6,784,378 B2 
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micrometers, a width of about 5 to about 50 micrometers, 
and a mean radius of about 5 to about 100 micrometers. 
Preferably, the second arcuate structure lOS has a thickness 
8 
a portion of a photoresist layer 60. Portion lOOD includes the 
first arcuate structure 2S. 
FIG. 4G is a schematic that illustrates the formation of a 
third sacrificial layer 120 over the first sacrificial layer 6S 
and portion lOOD of the asymmetrical double arcuate struc-
ture compliant off-chip 100. 
of about 10 micrometers, a width of about 20 micrometers, 
and a mean radius of about 40 micrometers. Typically, the 5 
mean radius of the second arcuate structure lOS has a mean 
radius that is approximately half that of the first arcuate 
structure 2S. The middle second post 110 can have a height 
FIG. 4H is a schematic that illustrates the formation of 
portion lOOE of the asymmetrical double arcuate structure 
compliant off-chip 100 after etching a portion of the second 
10 sacrificial layer 120. Portion lOOE includes the assembly 
post 4S. 
of about 5 to about 50 micrometers. Preferably, the middle 
post has a height of about 20 micrometers. 
Generally, the first arcuate structure 2S, the second arcu-
ate structure lOS, the fabrication post 30, the assembly post 
4S, and the middle post 110 are fabricated from the same 
arcuate structure material. However, the first arcuate struc-
ture 2S, the second arcuate structure lOS, the fabrication post 15 
30, the assembly post 4S, and the middle post 110 can be 
fabricated of one or more materials. 
In a manner similar to the fabrication of the single arcuate 
structure compliant off-chip interconnect 10 described in 
FIGS. 2A-2F, the asymmetrical double arcuate structure 20 
compliant off-chip interconnect 100 can be fabricated using 
conventional photolithography based integrated circuit fab-
rication techniques. In general, after depositing, masking, 
and etching for each metal layer, the asymmetrical double 
arcuate structure compliant off-chip interconnect 100 is 25 
fabricated through photosensitive sacrificial layers (e.g., 
polymer). Subsequently, the sacrificial layers can be etched 
away to form the free-standing asymmetrical double arcuate 
structure compliant off-chip interconnect 100. 
FIG. 4I is a schematic that illustrates the removal of the 
first, second, and third sacrificial layers SS, 6S, and 120 and 
the seed layer SO, thereby exposing portions lOOA-lOOE 
(not shown as separate portions) which form the asymmetri-
cal double arcuate structure compliant off-chip interconnect 
100. 
FIG. 41 is a schematic that illustrates the connection of the 
asymmetrical double arcuate structure compliant off-chip 
interconnect 100 to the pillar 20 on the assembly substrate 
18. Subsequently, the asymmetrical double arcuate structure 
compliant off-chip interconnect 100 can be disconnected 
from the fabrication substrate lS. 
EXAMPLE 3 
FIGS. SA-SD illustrate a perspective, a first side (xy 
axis), a second side (zy axis), and a top view, respectively, 
of a symmetrical double arcuate structure compliant off-chip 
Now referring to a representative fabrication process, 
FIGS. 4A-4K are schematics of a representative process for 
fabricating the asymmetrical double arcuate structure com-
pliant off-chip interconnect 100 shown in FIGS. 3A-3D. For 
simplicity and clarity, some steps of the fabrication process 
(e.g., depositing, masking, and etching) are not included in 
FIGS. 4A-41. For example, seed layers may be used to form 
portions lOOB, lOOC, lOOD, and lOOE in FIGS. 4C, 4E, 4F, 
and 4H below, but the seed layers are not represented in the 
these figures. 
30 interconnect 200. FIGS. SA and SD depict the symmetrical 
double arcuate structure compliant off-chip interconnect 200 
the assembly substrate 18, while FIGS. SB and SC depict 
symmetrical double arcuate structure compliant off-chip 
interconnect 200 connected to the fabrication substrate lS. 
35 The fabrication substrate lS has been omitted from FIGS. 
40 
FIG. 4A is a schematic illustrating first substrate lS 
having a seed layer SO deposited thereon. In addition, the 
seed layer SO has a sacrificial layer SS disposed thereon. 
SA and SD for simplicity and clarity and, as will become 
apparent below, the symmetrical double arcuate structure 
compliant off-chip interconnect 200 is fabricated upon the 
fabrication substrate lS and subsequently connected to the 
assembly substrate 18. 
FIG. 4B is a schematic that illustrates the formation of 
portion lOOA of the asymmetrical double arcuate structure 
compliant off-chip interconnect 100 after a portion of the 
seed layer SO and the sacrificial layer SS have been etched. 
Portion lOOA includes the fabrication post 30. 
The symmetrical double arcuate structure compliant off-
chip interconnect 200 includes the first arcuate (e.g. semi-
circular, curved, or semi-helical) structure 2S, as discussed 
in reference to FIGS. 3A-3D, and a third arcuate structure 
45 
20S. The first arcuate structure 2S and the third arcuate 
FIG. 4C is a schematic that illustrates the formation of 
portion lOOB of the asymmetrical double arcuate structure 50 
compliant off-chip interconnect 100 onto portion lOOA and 
the sacrificial layer SS through a portion of a photoresist 
layer 60 using conventional deposition techniques. Portion 
lOOB includes the second arcuate structure lOS. 
FIG. 4D is a schematic that illustrates the formation of a 55 
second sacrificial layer 6S over the first sacrificial layer SS 
and portion lOOB of the asymmetrical double arcuate struc-
ture compliant off-chip interconnect 100 after the photoresist 
layer 60 has been removed. 
structure 20S are substantially parallel to the fabrication 
substrate lS and the assembly substrate 18, while also being 
substantially parallel to one another. 
In addition, the symmetrical double arcuate structure 
compliant off-chip interconnect 200 can include the fabri-
cation post 30, the assembly post 4S, and the middle post 
110. The middle post 110 can be connected with the second 
portion of the first arcuate structure 2S and first portion of 
the third arcuate structure 20S. The fabrication post 30 is 
connected to a second portion of the third arcuate structure 
20S and the fabrication substrate lS. Typically, the fabrica-
tion post 30 and the middle post 110 are connected with the 
third arcuate structure 20S at opposite ends of the third 
FIG. 4E is a schematic that illustrates the formation of 
portion lOOC of the asymmetrical double arcuate structure 
compliant off-chip interconnect 100 onto portion lOOB after 
etching a portion of the second sacrificial layer 6S. Portion 
lOOC includes the middle post 110. 
60 arcuate structure 20S. The assembly post 4S can be con-
nected to the pillar 20 and the first arcuate structure 2S. 
FIG. 4F is a schematic that illustrates the formation of 65 
portion lOOD of the asymmetrical double arcuate structure 
compliant off-chip 100 onto the sacrificial layer 6S through 
Details regarding the first arcuate structure 2S, the pillar 
20, the fabrication post 30, the middle second post 110, and 
the assembly post 4S have been described above with 
reference to FIGS. lA-lD and 3A-3D. 
The third arcuate structure 20S can be fabricated from 
metals, composites, metal composites, etc., such as copper. 
US 6,784,378 B2 
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The third arcuate structure 205 can have a thickness of about 
3 to about 30 micrometers, a width of about 5 to about 50 
micrometers, and a mean radius of about 5 to about 50 
micrometers. Preferably, the third arcuate structure 205 has 
a thickness of about 10 micrometers, a width of about 20 5 
micrometers, and a mean radius of about 40 micrometers. 
Typically, the third arcuate structure 205 has a mean radius 
that is approximately equivalent to the mean radius of the 
first arcuate structure 25. 
10 
tially parallel to one another. The assembly post 45 can be 
connected to a first portion of the first bridge 310, while a 
second portion of the first bridge 315 is connected to the first 
portion of the first arcuate structure 25. The first arcuate 
structure 25 is connected to a lower portion of the middle 
post 110, while the third arcuate structure 205 is connected 
to an upper portion of the middle post 110. A first portion of 
the second bridge 315 is connected to the third arcuate 
structure 205, while a second portion of the second bridge 
10 315 is connected to the fabrication post 30. The fabrication 
post 30 is connected to the fabrication substrate 15. The 
assembly post 45 is connected to the assembly substrate 
through pillar 20. 
Generally, the first arcuate structure 25, the third arcuate 
structure 205, the fabrication post 30, the middle post 110, 
and the assembly post 35 are fabricated from the same 
arcuate structure material. However, the first arcuate struc-
ture 25, the third arcuate structure 205, the fabrication post 
30, the middle post 110, and the assembly post 45 can be 15 
fabricated of one or more materials. 
Details regarding the first arcuate structure 25, the pillar 
20, the third arcuate structure 205, the fabrication post 30, 
the middle post 110, and the assembly post 45 have been 
described above with reference to FIGS. lA-lD, 3A-3D, 
and 5A-5D. In addition, the double arcuate structure com-
pliant off-chip interconnect 300 can be symmetrical (FIG. 
6A-6D) or asymmetrical (not shown). 
The first bridge 310 and the second bridge 315 can be 
fabricated from metals, such as copper composites, metal 
composites, etc. The first bridge 310 and the second bridge 
315 each can have a thickness of about 3 to about 30 
micrometers and a width of about 5 to about 50 micrometers. 
Preferably, the first bridge 310 and the second bridge 315 
each has a thickness of about 10 micrometers and a width of 
about 20 micrometers. 
In a manner similar to the fabrication of the asymmetrical 
double arcuate structure compliant off-chip interconnect 200 
described in FIGS. 2A-2D and 3A-3I, the syrmnetrical 
double arcuate structure compliant off-chip interconnect 200 20 
can be fabricated using conventional photolithography 
based integrated circuit fabrication techniques. In general, 
after depositing, masking, and etching for each metal layer, 
the symmetrical double arcuate structure compliant off-chip 
interconnect 200 is fabricated through photosensitive sacri- 25 
ficial layers (e.g., polymer). Subsequently, the sacrificial 
layers can be etched away or otherwise removed to form the 
free-standing symmetrical double arcuate structure compli-
ant off-chip interconnect 200. 
The representative fabrication process described in FIGS. 
4A-4I or a similar process can be used to fabricate the 
symmetrical double arcuate structure compliant off-chip 
interconnect 200 shown in FIGS. 5A-5D. It should be noted 
that the mean radius of the third arcuate structure 205 is 
greater than the mean radius of the second arcuate structure 
105. Therefore, modifications to the fabrication process 
described in FIG. 4F-4I would reflect this change in dimen-
s10n. 
30 
Generally, the first arcuate structure 25, the third arcuate 
structure 205, the fabrication post 30, the middle post 110, 
the assembly post 45, the first bridge 310, and the second 
bridge 315 are fabricated from the same arcuate structure 
material. However, the first arcuate structure 25, the third 
EXAMPLE 4 
FIGS. 6A-6D are schematics that illustrate a perspective 
view, a first side view (xy axis), a second side view (zy axis), 
and a top view, respectively, of a double arcuate structure 
compliant off-chip interconnect 300. FIGS. 6A and 6D 
depict the double arcuate structure compliant off-chip inter-
connect 300 the assembly substrate 18, while FIGS. 6B and 
6C depict double arcuate structure compliant off-chip inter-
connect 300 connected to the fabrication substrate 15. The 
fabrication substrate 15 has been omitted from FIGS. 6Aand 
6D for clarity and, as will become apparent below, the 
double arcuate structure compliant off-chip interconnect 300 
is fabricated upon the fabrication substrate 15 and subse-
quently connected to the assembly substrate 18. 
35 
arcuate structure 205, the fabrication post 30, the middle 
post 110, the assembly post 45, the first bridge 310, and the 
second bridge 315 can be fabricated of one or more mate-
rials. 
In a manner similar to the fabrication of the asymmetrical 
40 
double arcuate structure compliant off-chip interconnect 100 
and the symmetrical double arcuate structure compliant 
off-chip interconnect 200 described in FIGS. 3A-3D and 
4A-4I and FIGS. 5A-5D, respectively, the double arcuate 
structure compliant off-chip interconnect 300 can be fabri-
45 cated using conventional photolithography based integrated 
circuit fabrication techniques. In general, after depositing, 
masking, and etching for each metal layer, the double 
arcuate structure compliant off-chip interconnect 300 is 
fabricated through photosensitive sacrificial layers (e.g., 
50 
polymer). Subsequently, the sacrificial layers can be etched 
away to form the free-standing double arcuate structure 
compliant off-chip interconnect 300. 
The double arcuate structure compliant off-chip intercon- 55 
nect 300 includes the first arcuate (e.g. semi-circular, curved, 
Now referring to a representative fabrication process, 
FIGS. 7A-7J are schematics of a representative process for 
fabricating the double arcuate structure compliant off-chip 
interconnect 300 shown in FIGS. 6A-6D. For simplicity and 
or semi-helical) structure 25, the pillar 20, the third arcuate 
structure 205, the fabrication post 30, the assembly post 45, 
the middle post 110, as discussed in reference to FIGS. 
5A-5D, as well as a first bridge 310 and a second bridge 315. 60 
It should be noted that the symmetrical double arcuate 
structure compliant off-chip interconnect 200 illustrated in 
FIGS. 5A-5D does not include the first bridge 310 and the 
second bridge 315 connections. 
The first arcuate structure 25 and the third arcuate struc- 65 
ture 205 are substantially parallel to the fabrication substrate 
15 and the assembly substrate 18, while also being substan-
clarity, some portions of the fabrication process (e.g., 
depositing, masking, and etching) are not included in FIGS. 
7A-7J. For example, seed layers may be used to form 
portions 300B, 300C, 300D, and 300E in FIGS. 7C, 7E, 7F, 
and 7H below, but the seed layers are not represented in 
those figures. 
FIG. 7A is a schematic illustrating first substrate 15 
having a seed layer 50 deposited thereon. In addition, the 
seed layer 50 has a sacrificial layer 55 disposed thereon. 
FIG. 7B is a schematic that illustrates the formation of 
portion 300A of the double arcuate structure compliant 
US 6,784,378 B2 
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off-chip interconnect 300 after a portion of the seed layer 50 
and the sacrificial layer 55 have been etched. Portion 300A 
includes the fabrication post 30. 
FIG. 7C is a schematic that illustrates the formation of 
portion 300B of the double arcuate structure compliant 5 
off-chip interconnect 300 onto portion 300A and the sacri-
ficial layer 55 through a portion of a photoresist layer 60. 
Portion 300B includes third arcuate structure 205 and the 
second bridge 315. 
12 
15 and the assembly substrate lS, while also being substan-
tially parallel to one another. The assembly post 45 can be 
connected with a first portion of the first curved bridge 410, 
while a second portion of the first curved bridge 410 is 
connected to the first portion of the first arcuate structure 25. 
The first arcuate structure 25 is connected with the lower 
portion of the middle post 110, while the third arcuate 
structure 205 is connected to the upper portion of the middle 
post 110. A first portion of the second curved bridge 415 is 
FIG. 7D is a schematic that illustrates the formation of a 
second sacrificial layer 65 over the first sacrificial layer 55 
and portion 300B of the double arcuate structure compliant 
off-chip interconnect 300 after the photoresist layer 60 has 
been removed. 
10 connected to the third arcuate structure 205, while a second 
portion of the second curved bridge 415 is connected to the 
fabrication post 30. The fabrication post 30 is connected to 
the fabrication substrate 15. The assembly post 45 is con-
nected to the assembly substrate lS through pillar 20. 
Details regarding the first arcuate structure 25, the pillar 
20, the third arcuate structure 205, the fabrication post 30, 
the middle post 110, and the assembly post 45 have been 
described above with reference to FIGS. lA-lD, 3A-3D, 
5A-5D and 6A-6D. In addition, the double arcuate structure 
FIG. 7E is a schematic that illustrates the formation of 15 
portion 300C of the double arcuate structure compliant 
off-chip interconnect 300 onto portion 300B after etching a 
portion of the second sacrificial layer 65. Portion 300C 
includes the middle post 110. 
20 compliant off-chip interconnect 400 can be symmetrical 
(FIG. 7A-7D) or asymmetrical (not shown). 
FIG. 7F is a schematic that illustrates the formation of 
portion 300D of the double arcuate structure compliant 
off-chip 300 onto the sacrificial layer 65 through a portion of 
a photoresist layer 60. Portion 300D includes the first 
arcuate structure 25 and the first bridge 310. 
FIG. 7G is a schematic that illustrates the formation of a 
third sacrificial layer 120 over the first sacrificial layer 65 
and portion 300D of the double arcuate structure compliant 
off-chip 300. 
The first curved bridge 410 and the second curved bridge 
415 can be fabricated from metals, such as copper 
composites, metal composites, etc. The first bridge 410 and 
25 the second bridge 415 each can have a thickness of about 3 
to about 30 micrometers and a width of about 5 to about 50 
micrometers. Preferably, the first curved bridge 410 and the 
second curved bridge 415 have a thickness of about 10 
FIG. 7H is a schematic that illustrates the formation of 30 
portion 300E of the double arcuate structure compliant 
off-chip 300 after etching a portion of the second sacrificial 
layer 120. Portion 300E includes the assembly post 45. 
FIG. 7I is a schematic that illustrates the removal of the 
first, second, and third sacrificial layers 55, 65, and 120 and 35 
seed layer 50, thereby exposing portions 300A-300E (not 
shown as separate portions) which form the double arcuate 
structure compliant off-chip interconnect 300. 
FIG. 71 is a schematic that illustrates the connection of the 
double arcuate structure compliant off-chip interconnect 300 40 
to the pillar 20 on the assembly substrate lS. Subsequently, 
the double arcuate structure compliant off-chip interconnect 
300 can be disconnected from the fabrication substrate 15. 
micrometers and a width of about 20 micrometers. 
Generally, the first arcuate structure 25, the third arcuate 
structure 205, the fabrication post 30, the middle post 110, 
the assembly post 45, the first curved bridge 410, and the 
second curved bridge 415 are fabricated from the same 
arcuate structure material. However, the first arcuate struc-
ture 25, the third arcuate structure 205, the fabrication post 
30, the middle post 110, the assembly post 45, the first 
curved bridge 410, and the second curved bridge 415 can be 
fabricated of one or more materials. 
In a manner similar to the fabrication of the asymmetrical 
double arcuate structure compliant off-chip interconnect 
100, the symmetrical double arcuate structure compliant 
off-chip interconnect 200, the double arcuate structure com-
pliant off-chip interconnect 300 described in FIGS. 3A-3D 
EXAMPLE 5 
45 and 4A-4I, FIGS. 5A-5D, and FIGS. 6A-6D, respectively, 
the double arcuate structure compliant off-chip interconnect 
400 can be fabricated using conventional photolithography 
based integrated circuit fabrication techniques. In general, 
after depositing, masking, and etching for each metal layer, 
FIGS. SA-SD are schematics that illustrate a perspective 
view, a first side view (xy axis), a second side view (zy axis), 
and a top view, respectively, of a double arcuate structure 
compliant off-chip interconnect 400. FIGS. SA and SD 
depict the double arcuate structure compliant off-chip inter-
connect 400 the assembly substrate lS, while FIGS. SB and 
SC depict double arcuate structure compliant off-chip inter-
connect 400 connected to the fabrication substrate 15. The 
fabrication substrate 15 has been omitted from FIGS. SA and 
SD for simplicity and clarity and, as will become apparent 55 
below, the double arcuate structure compliant off-chip inter-
connect 400 is fabricated upon the fabrication substrate 15 
and subsequently connected to the assembly substrate lS. 
50 the double arcuate structure compliant off-chip interconnect 
400 is fabricated through photosensitive sacrificial layers 
(e.g., polymer). Subsequently, the sacrificial layers can be 
etched away to form the free-standing double arcuate struc-
The double arcuate structure compliant off-chip intercon-
nect 400 includes the first arcuate (e.g. semi-circular, curved, 60 
or semi-helical) structure 25, the pillar 20, the third arcuate 
structure 205, the fabrication post 30, the middle post 10, 
and the assembly post 45, as discussed in reference to FIGS. 
5A-5D and 6-6D, as well as a first curved bridge 410 and 
a second curved bridge 415. 
The first arcuate structure 25 and the third arcuate struc-
ture 205 are substantially parallel to the fabrication substrate 
65 
ture compliant off-chip interconnect 400. 
Now referring to a representative fabrication process, 
FIGS. 9A-9J are schematics of a representative process for 
fabricating the double arcuate structure compliant off-chip 
interconnect 400 shown in FIGS. 6A-6D. For simplicity and 
clarity, some portions of the fabrication process (e.g., 
depositing, masking, and etching) are not included in FIGS. 
9A-9J. For example, seed layers may be used to form 
portions 400B, 400C, 400D, and 400E in FIGS. 9C, 9E, 9F, 
and 9H below, but the seed layers are not represented in the 
those figures. 
FIG. 9A is a schematic illustrating first substrate 15 
having a seed layer 50 deposited thereon. In addition, the 
seed layer 50 has a sacrificial layer 55 disposed thereon. 
US 6,784,378 B2 
13 
FIG. 9B is a schematic that illustrates the formation of 
portion 400A of the double arcuate structure compliant 
off-chip interconnect 400 after a portion of the seed layer 50 
and the sacrificial layer 55 have been etched. Portion 400A 
includes the fabrication post 30. 
14 
5 
FIG. 9C is a schematic that illustrates the formation of 
portion 400B of the double arcuate structure compliant 
off-chip interconnect 400 onto portion 400A and the sacri-
ficial layer 55 through a portion of a photoresist layer 60. 
Portion 400B includes the third arcuate structure 205 and the 10 
micrometers, a width of about 5 to about 50 micrometers, 
and a mean radius of about 5 to about 100 micrometers. 
4. The electronic package of claim 1, wherein the assem-
bly post has a height of about 5 to about 50 micrometers. 
5. The electronic package of claim 1, wherein the sub-
strate can be a material chosen from a semiconductor, glass, 
ceramic, and quartz material. 
6. The electronic package of claim 1, wherein the free-
standing compliant off-chip interconnect further includes: 
a second free-standing arcuate structure that is substan-
tially parallel to the substrate, and wherein the first 
arcuate structure and the second arcuate structure are 
disposed in substantially parallel planes. 
second curved bridge 415. 
FIG. 9D is a schematic that illustrates the formation of a 
second sacrificial layer 65 over the first sacrificial layer 55 
and portion 400B of the double arcuate structure compliant 
off-chip interconnect 400 after the photoresist layer 60 has 
been removed. 
FIG. 9E is a schematic that illustrates the formation of 
portion 400C of the double arcuate structure compliant 
off-chip interconnect 400 onto portion 400B after etching a 
portion of the second sacrificial layer 65. Portion 400C 
includes the middle post 110. 
FIG. 9F is a schematic that illustrates the formation of 
portion 400D of the double arcuate structure compliant 
off-chip 400 onto the sacrificial layer 65 through a portion of 
a photoresist layer 60. Portion 400D includes the first 
arcuate structure 25 and the first curved bridge 410. 
7. The electronic package of claim 6, wherein the second 
15 
arcuate structure is connected to a fabrication post with a 
second bridge. 
8. The electronic package of claim 7, wherein the second 
bridge includes a curved portion connecting the second 
arcuate structure to the fabrication post. 
20 
9. The electronic package of claim 6, wherein the second 
arcuate structure has a thickness. of about 3 to about 30 
micrometers, a width of about 5 to about 50 and a mean 
radius of about 5 to about 100 micrometers. 
10. The electronic package of claim 6, wherein the first 
25 
arcuate structure has a first mean radius and the second 
arcuate structure has a second mean radius, wherein the first 
mean radius and the second mean radius are not equivalent. 
FIG. 9G is a schematic that illustrates the formation of a 
third sacrificial layer 120 over the first sacrificial layer 65 
and portion 400D of the double arcuate structure compliant 
off-chip 400. 30 
11. The electronic package of claim 6, wherein the first 
arcuate structure has a first mean radius and the second 
arcuate structure has a second mean radius, wherein the first 
mean radius and the second mean radius are equivalent. 
FIG. 9H is a schematic that illustrates the formation of 12. The electronic package of claim 1, wherein the first 
arcuate structure is connected to an assembly post with a first 
bridge. 
portion 400E of the double arcuate structure compliant 
off-chip 400 after etching a portion of the second sacrificial 
layer 120. Portion 400E includes the assembly post 45. 
FIG. 91 is a schematic that illustrates the removal of the 
first, second, and third sacrificial layers 55, 65, and 120 and 
seed layer 50, thereby exposing portions 400A-400E (not 
shown as separate portions) which form the double arcuate 
structure compliant offchip interconnect 400. 
35 
13. The electronic package or claim 12, wherein the first 
bridge includes a curved portion connecting the first arcuate 
structure to the assembly post. 
FIG. 91 is a schematic that illustrates the connection of the 
double arcuate structure compliant off-chip interconnect 400 
to the assembly substrate 18. Subsequently, the double 
arcuate structure compliant off-chip interconnect 400 can be 
disconnected from the fabrication substrate 15. 
It should be emphasized that the above-described embodi-
ments of the present invention are merely possible examples 
40 
45 
of implementations, merely set forth for a clear understand-
ing of the principles of the invention. Many variations and 
modifications may be made to the above-described embodi- 50 
ments. All such modifications and variations are intended to 
be included herein within the scope of this disclosure and 
protected by the following claims. 
What is claimed is: 
14. A free-standing compliant off-chip interconnected 
structure, comprising: 
a substrate; 
a first arcuate structure disposed on the substrate, wherein 
the first arcuate structure is curved in the plane sub-
stantially parallel to the substrate; 
a second arcuate structure, wherein the first arcuate struc-
ture and the second arcuate structure are disposed in 
substantially parallel planes, wherein the second arcu-
ate structure is curved in the plane substantially parallel 
to the substrate; and 
a middle post, wherein the first arcuate structure is con-
nected to a lower portion of the middle post, and 
wherein the second arcuate structure is connected to a 
upper portion of the middle post. 
15. The compliant off-chip interconnect of claim 14, 
wherein the first arcuate structure has a first mean radius and 
1. An electronic package comprising: 
a substrate; and 
a free-standing compliant off-chip interconnect disposed 
on the substrate, wherein the free-standing compliant 
off-chip interconnect includes a first free-standing arcu-
55 the second arcuate structure has a second mean radius, 
wherein the first mean radius and the second mean radius are 
not equivalent. 
ate structure that is substantially parallel to the 60 
substrate, wherein the first free-standing arcuate struc-
ture is curved in the plane substantially parallel to the 
substrate. 
16. The compliant off-chip interconnect of claim 14, 
wherein the first arcuate structure has a first mean radius and 
the second arcuate structure has a second mean radius, 
wherein the first mean radius and the second mean radius are 
equivalent. 
17. The compliant off-chip interconnect of claim 14, 
wherein the first arcuate structure has a thickness of about 3 2. The electronic package of claim 1, wherein the first 
arcuate structure is connected to an assembly post. 
3. The electronic package of claim 1, wherein the first 
arcuate structure has a thickness of about 3 to about 30 
65 to about 30 micrometers, a width of about 5 to about 50 
micrometers, and a mean radius of about 5 to about 100 
micrometers. 
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18. The compliant off-chip interconnect of claim 14, 
wherein the second arcuate structure has a thickness of about 
3 to about 30 micrometers, a width of about 5 to about 50 
micrometers, and a mean radius of about 5 to about 50 
micrometers. 
16 
19. The compliant off-chip interconnect of claim 14, 
wherein the middle post has a height of about 5 to about 50 
micrometers. 
* * * * * 
